A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
BSD 3-Clause "New" or "Revised" License
30
stars
10
forks
source link
Update Makefile to clone iverilog using https:// protocol instead of git:// #21
Closed
collinmay closed 1 year ago
GitHub recently phased out support for the
git://
protocol, so you can't use it to clone anymore. https://github.blog/2021-09-01-improving-git-protocol-security-github/