search

bieganski / mtkcpu

RISC-V CPU implementation in Amaranth HDL (aka nMigen)
GNU General Public License v2.0
25 stars 5 forks source link

Fix openOCD simulation broken by previous commit, fix DCSR write capture in sim. #42

Closed bieganski closed 1 year ago