RISC-V CPU implementation in Amaranth HDL (aka nMigen)
GNU General Public License v2.0
25
stars
5
forks
source link
fix less-than-word load/store for non-zero addresses (mod 4). NOTE: slight drop in synth timings #65
Closed
bieganski closed 1 month ago