search

bluespec / Piccolo

RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
Apache License 2.0
307 stars 49 forks source link

Update the Xilinx IP packaging for the SSITH P1 to include the WID ports #13

Closed quark17 closed 5 years ago