PLIC: Allow multiple interrupts to be claimed but not completed

bluespec / Piccolo

RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)

Apache License 2.0

301 stars 48 forks source link

Closed jrtc27 closed 3 years ago