bluespec / Piccolo

RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
Apache License 2.0
307 stars 49 forks source link

How to generate VCD files for simulations? #41

Closed LeonardooAlves closed 2 years ago

LeonardooAlves commented 2 years ago

Hi, I hope you are well.

I want to analyse the waveforms for the execution of an elf in the /tests folder. For this purpose, I uncommented line 41 of the makefile in /builds/Resources/Include_verilator.mk. In one of the /builds/*_verilator folders, I executed the make simulator and make test commands, but I could not find where the VCD file is. Is there any other modification required that I missed?

Also, I want to analyse the L1 cache behaviour. Hence, which cache replacement policy does Piccolo use?

LeonardooAlves commented 2 years ago

Issue fixed.