check for system verilog files in design.yaml

byuccl / bfasst

Tools for FPGA Assurance Flows

Apache License 2.0

12 stars 4 forks source link

check for system verilog files in design.yaml #493

Closed yonnorc42 closed 1 week ago

yonnorc42 commented 1 week ago

If in the design.yaml file, there was a "verilog_files:" property, system verilog files were not being checked for at all, which causes a missing module in one of the weekly tests