byuccl / bfasst

Tools for FPGA Assurance Flows
Apache License 2.0
12 stars 5 forks source link

check for system verilog files in design.yaml #493

Closed yonnorc42 closed 4 months ago

yonnorc42 commented 5 months ago

If in the design.yaml file, there was a "verilog_files:" property, system verilog files were not being checked for at all, which causes a missing module in one of the weekly tests