Catch failed designs and prevent dcp generation

byuccl / iprec

Xilinx CoreGen module recognition project. Lead author Corey Simpson.

Apache License 2.0

2 stars 0 forks source link

Open reillymck opened 1 year ago

reillymck commented 1 year ago

Temporary solution until file handler is implemented as mentioned in #15