byuccl / spydrnet

A flexible framework for analyzing and transforming FPGA netlists. Official repository.
https://byuccl.github.io/spydrnet
BSD 3-Clause "New" or "Revised" License
89 stars 21 forks source link

EBLIF parser and composer not included in 1.11.0 python packages #174

Closed jacobdbrown4 closed 2 years ago

jacobdbrown4 commented 2 years ago

For some reason, the EBLIF parser and composer were not included when building the python packages to release it in version 1.11.0. The only difference I saw in the EDIF, Verilog, and EBLIF directories was that EDIF and Verilog had an init.py file while EBLIF did not. I added this init.py file to EBLIF and now it includes it when building the python package. I'll release this soon.

jacobdbrown4 commented 2 years ago

Fixed in release 1.11.1