[verilog] Fixed parser not properly handling empty instance port list

[agg23]

The Verilog parser currently crashes when instantiating modules with an empty port list, of the form:

MyModule crasher ();

This fixes this minor issue and adds tests for the situation.