Closed jrtc27 closed 3 years ago
This is useful for projects that want to add additional Xilinx IP, or other files not caught by the existing rudimentary read_verilog glob.
This is useful for projects that want to add additional Xilinx IP, or other files not caught by the existing rudimentary read_verilog glob.