search

cambridgehackers / connectal

Connectal is a framework for software-driven hardware development.
MIT License
159 stars 46 forks source link

Error while building for kc705, "recipe for target 'obj/Pcie1EndpointX7.bo' failed" #189

Closed manish-pp closed 2 years ago

manish-pp commented 2 years ago

Error: "/home/manish/Desktop/Connectal/connectal-master/bsv/Pcie1EndpointX7.bsv", line 280, column 9: (G0007) Reference across clock domain in rule txoutrule'. Method calls by clock domain: Clock domain 1: default_clock: c2b.o at "/home/manish/Desktop/Connectal/connectal-master/bsv/ConnectalClocks.bsv", line 77, column 16, Clock domain 2: b2c.c: b2c.inputclock at "/home/manish/Desktop/Connectal/connectal-master/bsv/ConnectalClocks.bsv", line 63, column 11, During elaboration of ruletxoutrule' at "/home/manish/Desktop/Connectal/connectal-master/bsv/Pcie1EndpointX7.bsv", line 280, column 9. During elaboration of `mkPcieEndpointX7' at "/home/manish/Desktop/Connectal/connectal-master/bsv/Pcie1EndpointX7.bsv", line 204, column 8. obj/Makefile:586: recipe for target 'obj/Pcie1EndpointX7.bo' failed make[1]: [obj/Pcie1EndpointX7.bo] Error 1 ../../Makefile.connectal:57: recipe for target 'build.vc707' failed make: [build.vc707] Error 2

I am getting the above error while building for kc705 board. I am using ubuntu 18.04.1 with latest connectal. Please help to resolve the error?

jameyhicks commented 2 years ago

I got a different error when running `make build.kc705'.

Please try 'make build.kc705g2' which configures PCIe gen2 instead of gen1. That did build for me. I'll change the default for kc705 to gen2 because we stopped testing gen1 quite a while ago and I guess it has bit-rotted.

manish-pp commented 2 years ago

Thank your sir, "make build.kc705g2" worked for my system. Now I have to test it on FPGA.

I am using the following system.

  1. Ubuntu: Ubuntu 18.04.6 LTS
  2. Kernel: 5.4.0-124-generic
  3. Connectal: 22.05.23b, with "&& RHEL_RELEASE_CODE >= RHEL_RELEASE_VERSION(8,0)" being commented out in files "portal.c", cdev_ctrl.c, xdma_mod.c, and portalmem.c
  4. Vivado: Xilinx_Unified_2019.2_1106_2127_Lin64
  5. Bluespec Compiler (build b024340)
jameyhicks commented 2 years ago

Hi Manish,

Please update to latest on master and rebuild the drivers before testing.

On Mon, Aug 22, 2022 at 1:03 PM Manish Prajapati @.***> wrote:

Closed #189 https://github.com/cambridgehackers/connectal/issues/189 as completed.

— Reply to this email directly, view it on GitHub https://github.com/cambridgehackers/connectal/issues/189#event-7234702268, or unsubscribe https://github.com/notifications/unsubscribe-auth/AASTPM3WA4BCCMGOVC6RTBTV2OXH5ANCNFSM57EM2QZQ . You are receiving this because you commented.Message ID: @.***>

manish-pp commented 1 year ago

Hi Manish, Please update to latest on master and rebuild the drivers before testing. … On Mon, Aug 22, 2022 at 1:03 PM Manish Prajapati @.> wrote: Closed #189 <#189> as completed. — Reply to this email directly, view it on GitHub <#189 (comment)>, or unsubscribe https://github.com/notifications/unsubscribe-auth/AASTPM3WA4BCCMGOVC6RTBTV2OXH5ANCNFSM57EM2QZQ . You are receiving this because you commented.Message ID: @.>

Yes sir, I am using the updated one.