issues
search
cambridgehackers
/
fpgamake
Generates Makefiles to synthesize, place, and route verilog using Vivado
92
stars
24
forks
source link
netlist generation for altera
#15
Closed
hanw
closed
8 years ago
jameyhicks
commented
8 years ago
Looks good to me. Thanks for getting this to work!
Looks good to me. Thanks for getting this to work!