Capstone disassembly/disassembler framework for ARM, ARM64 (ARMv8), Alpha, BPF, Ethereum VM, HPPA, LoongArch, M68K, M680X, Mips, MOS65XX, PPC, RISC-V(rv32G/rv64G), SH, Sparc, SystemZ, TMS320C64X, TriCore, Webassembly, XCore and X86.
7.61k
stars
1.56k
forks
source link
[ARM] Inconsistent instruction mnemonic #1030
Open
tmfink opened 7 years ago
When disassembling the bytes
"\x00\x00\x00\x00"
for Arm:insn.mnemonic
==>"andeq"
cs_insn_name(handle, insn.id)
==>"and"
Produces: