cascode-labs / morpheus

Generate Maestro circuit test benches in Cadence Virtuoso
MIT License
5 stars 0 forks source link

Default net names are not same as Label, resulting in nets formatted in style of "/net4" #41

Closed Jetsama closed 4 months ago

Jetsama commented 5 months ago

Net names are not set by Morpheus. Instead, the nets are called "/net0" or "/net74" rather than "/VCC" or "/VPLUS".

Jetsama commented 5 months ago

Fixed net name aliasing by editing the equation in the Terminal class. ws.sch.CreateWireLabel(cv, mywire[0], [position[0][0] + 0.0325,position[0][1] + 0.05], inst.label.format(**self.dictionary), "upperLeft", "R90", "stick", 0.0625, False)

Issues to resolve still:

0dd1a32

Jetsama commented 4 months ago

Re-open #25 as no longer bug but potential feature.