search

cascode-labs / morpheus

Generate Maestro circuit test benches in Cadence Virtuoso
MIT License
5 stars 0 forks source link

Update Plan region spacing in schematic creation #6

Closed Jetsama closed 4 months ago

Jetsama commented 1 year ago

"Plan" step in schematic creation doesn't space the regions of terminals correctly. Update to be based on the max between the DUT size and max size of region.

Jetsama commented 4 months ago

This was fixed to use DUT bounding box and max region size: image image