Fixed VHDL update for Vivado 2021.1

[AdamI75]

I initialise the array to zero using new VHDL standard for arrays - line 1135 (others=>'0'),(others=>'0'),(others=>'0'),(others=>'0')