search

casper-astro / xml2vhdl

Python code to generate AXI4Lite VHDL register interfaces and Interconnect from a XML memory map specification.
Other
5 stars 3 forks source link

Added support for Asymmetric BRAMs #2

Closed amishatishpatel closed 4 years ago

amishatishpatel commented 4 years ago

Thank you to Riccardo Chiello @ Oxford RAL!