cfelton / rhea

A collection of MyHDL cores and tools for complex digital circuit design
MIT License
84 stars 33 forks source link

Papilio Pro UART example #37

Closed FelixVi closed 7 years ago

FelixVi commented 7 years ago

Hardware verified example for UART connection with command bridge.

coveralls commented 7 years ago

Coverage Status

Coverage remained the same at 70.251% when pulling 3c5dcfb76dc0086cb53fbc3387d67f7a91fefccb on FelixVi:Ppro_uart_example into e01417f2db774447571d3a1f890a3a4c4b28df5d on cfelton:master.

coveralls commented 7 years ago

Coverage Status

Coverage increased (+0.1%) to 70.364% when pulling 5bcdfb1972c283c2a8d613dd81786464da6e3edd on FelixVi:Ppro_uart_example into 120e2bc820da58535aa8316c3840a7921c3134a2 on cfelton:master.

coveralls commented 7 years ago

Coverage Status

Coverage increased (+0.1%) to 70.354% when pulling 5bcdfb1972c283c2a8d613dd81786464da6e3edd on FelixVi:Ppro_uart_example into 120e2bc820da58535aa8316c3840a7921c3134a2 on cfelton:master.