search

cfelton / rhea

A collection of MyHDL cores and tools for complex digital circuit design
MIT License
84 stars 33 forks source link

ClockManagement's clocks[n] is not driven on Xilinx parts - though ClockManagement's clocksout(n) is. #50

Closed NickShaffner closed 7 years ago

NickShaffner commented 7 years ago

ClockManagement's clocks[n] is not driven on Xilinx parts - though ClockManagement's clocksout(n) is.

The title says it all, I have reproduced this on both Zybo and CMod_A7 device_primitives tests.

*\ For Zybo:

in zybo_device_primitives.py change

    clock1 = clkmgmt.clocksout(0)

to:

   clock1 = clkmgmt.clocks[0]

and then do a:

python zybo_device_primitives.py --build

and flash the device. Note that the corresponding led stays unlit.

This has also been verified to fail on the cmoda7 hardware by making a similar change.

NickShaffner commented 7 years ago

This is fixed in pull request https://github.com/cfelton/rhea/pull/49 - commit https://github.com/cfelton/rhea/pull/49/commits/570c138c09f70b29ee545eb918c6dd0b231bff4d

NickShaffner commented 7 years ago

Fixed by @cfelton's merge of pull request #49