search

cfelton / rhea

A collection of MyHDL cores and tools for complex digital circuit design
MIT License
85 stars 34 forks source link

Docbug: PULLUP='PULLUP' doesn't work. #6

Closed gbin closed 8 years ago

gbin commented 8 years ago

See https://github.com/cfelton/rhea/blob/master/rhea/build/toolflow/xilinx/ise.py#L64

It is actually waiting for a boolean. Also the lower case matches better the python conventions so it should be documented as pullup=True

cfelton commented 8 years ago

Thanks!