search

char-fish-after-lunch / cat-pad

1 stars 0 forks source link

研究中断的实现 #8

Closed jasonyu1996 closed 6 years ago

jasonyu1996 commented 6 years ago

It seems that we now have an implementation of interrupt controller.

Next step: passing interrupt signals along the pipeline stages.

jasonyu1996 commented 6 years ago

The interrupt control system has been integrated into the CPU, and the overall system has passed the Fibonacci test and another test that includes an INT instruction and an ERET instruction.

Next step: design some more sophisticated test cases.

jasonyu1996 commented 6 years ago

New instructions for interrupt handling created. Some bugs fixed. The system tested on sophisticated test cases covering INT, ERET, MFEPC, MTEPC and MFCS.

jasonyu1996 commented 6 years ago

Finished. Further tests concerning ISR manipulations will be carried out when the PS/2 controller is added.