Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chili-chips.xyz/open-cologne
When running make impl command in terminal in 1.Blinky/3.build folder there is a an error that can be seen in the impl.log file: _'FATAL ERROR: Input CLK_REF of net 86 must have dedicated CLK pin connection'_
CLK_REF is only used in the blink.v with the PLL module, so that may be a clue.
Also there may be an error in the makefile.
When running
make impl
command in terminal in 1.Blinky/3.build folder there is a an error that can be seen in theimpl.log
file: _'FATAL ERROR: Input CLK_REF of net 86 must have dedicated CLK pin connection'_CLK_REF is only used in the blink.v with the PLL module, so that may be a clue. Also there may be an error in the makefile.