search

chili-chips-ba / openCologne

Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples.
https://www.chili-chips.xyz/open-cologne
21 stars 1 forks source link

GateMate Yosys in the CologneChip tool package is desperately outdated #13

Open chili-chips-ba opened 2 weeks ago

chili-chips-ba commented 2 weeks ago

See: https://github.com/chili-chips-ba/openCologne/issues/3#issuecomment-2156305837

As a bare minimum, CologneChip should have at least a 6-month Yosys update cadence, i.e. at least two times a year. Proper SystemVerilog support should also come built-in, be it via Synlig plugin, or by using SV2V preprocessing.