search

chipsalliance / Cores-VeeR-EL2

VeeR EL2 Core
https://chipsalliance.github.io/Cores-VeeR-EL2/html/
Apache License 2.0
247 stars 74 forks source link

Physical Memory Protection unit #119

Closed koluckirafal closed 12 months ago

koluckirafal commented 1 year ago

This PR adds Physical Memory Protection unit, compatible with RISC-V Privileged Architectures Machine-Level ISA specification. A minimal PMP software test is also added, which is used for veryfing if exceptions are properly raised on access violations. PyUVM-based tests are added as well.

github-actions[bot] commented 1 year ago

Links to coverage and verification reports for this PR (#119) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

github-actions[bot] commented 1 year ago

Links to coverage and verification reports for this PR (#119) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

github-actions[bot] commented 1 year ago

Links to coverage and verification reports for this PR (#119) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

github-actions[bot] commented 1 year ago

Links to coverage and verification reports for this PR (#119) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

robertszczepanski commented 12 months ago

I've rebased this branch to remove conflicts after recent main branch merges. Linter suggestions were addressed through adding waiver rules. Formatter suggestions were addressed partially. More formatting and linting improvements will be introduced in a follow up PR.

github-actions[bot] commented 12 months ago

Links to coverage and verification reports for this PR (#119) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

tmichalak commented 12 months ago

LGTM