Closed RRozak closed 3 years ago
The problems can be reproduced by these tests: https://github.com/chipsalliance/UHDM-integration-tests/pull/464 Some instructions are omitted by Surelog
There is still no always node. I created the test: https://github.com/chipsalliance/UHDM-integration-tests/pull/471 And the issue: https://github.com/chipsalliance/Surelog/issues/1894
Removed from the list in https://github.com/antmicro/verilator/pull/496
It doesn't throw errors, but the simulation hangs in infinite loop. I created the test: https://github.com/chipsalliance/UHDM-integration-tests/pull/462 It doesn't throw neither errors nor warnings.