Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
Apache License 2.0
192
stars
39
forks
source link
Move .capnp file to share to avoid excess stuff in lib, make sure windows .lib and .dll in same dir #1013
Addressing https://github.com/chipsalliance/Surelog/pull/3828#discussion_r1313727187