Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
Apache License 2.0
202
stars
40
forks
source link
Fix compilation with gcc 14; Fix evaluation of `$left`, `$right`, `$high`, `$low` #1081
This PR fixes compilation for newer gcc version by adding missing include.
It also fixes evaluation of
$left
,$right
,$high
,$low
by adding missing$
when comparing function name.