Handling whiteboxes with modes

chipsalliance / f4pga-v2x

Tool for converting specialized annotated Verilog models into XML needed for Verilog to Routing flow.

https://f4pga-v2x.readthedocs.io/en/latest/

Apache License 2.0

10 stars 12 forks source link

Handling whiteboxes with modes #82

Open mkurc-ant opened 3 years ago

mkurc-ant commented 3 years ago

Yosys does not allow to parameterize modules marked as (* whitebox *). Using chparam on them does not make Yosys to re-elaborate their content. This prevents V2X from correctly converting modules that have modes and are marked as (* whitebox *).

This should either be fixed or an error should be emitted if a module has modes and is a whitebox.

mithro commented 3 years ago

@mkurc-ant -- It might be worth checking with upstream Yosys if this is intended behaviour?

mkurc-ant commented 3 years ago

Mhm, I'll check that