chipsalliance / f4pga-v2x

Tool for converting specialized annotated Verilog models into XML needed for Verilog to Routing flow.
https://f4pga-v2x.readthedocs.io/en/latest/
Apache License 2.0
10 stars 12 forks source link

Handling parameterized modules #83

Open mkurc-ant opened 3 years ago

mkurc-ant commented 3 years ago

V2X incorrectly identifies parameterized module instances as internal cells and rejects them. This is because for each parameterized module (which is not a white/black box) Yosys creates a new module type which type name starts with $. This piece of code rejects that: https://github.com/SymbiFlow/python-symbiflow-v2x/blob/4b31933c4d5e45b1f5e41c94a62cd2245ca798d2/v2x/yosys/json.py#L63-L68