search

chipsalliance / fpga-interchange-tests

Repository to run extensive tests on the FPGA interchange format
https://chipsalliance.github.io/fpga-interchange-tests
ISC License
8 stars 9 forks source link

tests: add cell to bel mapping in test arch #88

Closed acomodi closed 2 years ago

acomodi commented 2 years ago

This PR modifies the primitives library of the test architecture to include different cells that map to the same BEL