issues
search
chipsalliance
/
python-fpga-interchange
Python interface to FPGA interchange format
ISC License
41
stars
12
forks
source link
testarch: fix LUT init param
#137
Closed
acomodi
closed
3 years ago
acomodi
commented
3 years ago
Signed-off-by: Alessandro Comodi
acomodi@antmicro.com
Signed-off-by: Alessandro Comodi acomodi@antmicro.com