for issue 868, modify the logic

chipsalliance / riscv-dv

Random instruction generator for RISC-V processor verification

Apache License 2.0

1.02k stars 328 forks source link

for issue 868, modify the logic #893

Closed ShraddhaDevaiya closed 2 years ago

ShraddhaDevaiya commented 2 years ago

fix for adding custom instructions in pygen flow.

google-cla[bot] commented 2 years ago

Thanks for your pull request! It looks like this may be your first contribution to a Google open source project. Before we can look at your pull request, you'll need to sign a Contributor License Agreement (CLA).

View this failed invocation of the CLA check for more information.

For the most up to date status, view the checks section at the bottom of the pull request.