chipsalliance / riscv-dv

Random instruction generator for RISC-V processor verification
Apache License 2.0
996 stars 323 forks source link

for debug mode, how to modify link.ld to match debug rom enter addr #951

Open Van2Jo opened 12 months ago

Van2Jo commented 12 months ago

using spike mode to run debug mode , spike jump to debug rom enter addr . riscv-dv generate debug rom program have random addr, which is not match spike mode. how to modify script/link.ld file for debug rom

MikeOpenHWGroup commented 12 months ago

Hi @Van2Jo, while I am not a riscv-dv developer/maintainer, we do make very extensive use of the SV implementation of riscv-dv. We solve these types of problems by extending the appropriate SV class to either overload a specific code-generating function or to apply constraints that are specific to our testbench.