search

chipsalliance / riscv-dv

Random instruction generator for RISC-V processor verification
Apache License 2.0
996 stars 323 forks source link

Instruction Address Misalign Exception #957

Open bmverma opened 11 months ago

bmverma commented 11 months ago

Do DV need some parameter to generate instruction misalign exception handler ? why is it missing by default?