search

chipsalliance / riscv-dv

Random instruction generator for RISC-V processor verification
Apache License 2.0
996 stars 323 forks source link

Fix CSR test generation for RV64 #987

Open serge0699 opened 2 months ago

serge0699 commented 2 months ago

Before this commit only 32 of 64 bits were randomized for random value written to CSR.