search

chipsalliance / riscv-dv

Random instruction generator for RISC-V processor verification
Apache License 2.0
996 stars 323 forks source link

added options and information for siemens questasim simulator support… #989

Open ludovicpion opened 1 month ago

ludovicpion commented 1 month ago

… within yaml/simulator.yaml file

Added options: +incdir+${UVM_HOME} -L ${QUESTA_HOME}/uvm-1.2

Added comments:

Somewhere in your setup, do not forget to:

properly set UVM_HOME and QUESTA_HOME variables

add the following command: set questasim_version = vsim -version | perl -ne 'if(/Questa/){@ttmp=split(" ",$);print($t_tmp[3]."\n")}'

ludovicpion commented 1 month ago

Is there anybody to look at this pull-request?