chipsalliance / riscv-dv

Random instruction generator for RISC-V processor verification
Apache License 2.0
1.03k stars 330 forks source link

how to regenerate src SV classes after modifying scripts in riscv-dv/pygen/pygen-src/*py #992

Open svasekar opened 4 weeks ago

svasekar commented 4 weeks ago

HI, I am tryingn to add new target and fore that i have changed pygen/pygen_src/riscv_instr_gen_config.py, riscv_instr_pkg.py,= and few more. I want tor regenerate the SV classes and want to see my script changes to effect to classes, for example modified constraint on gpr. %run-dv pythong3 run.py is completing however the src SV classes are not changing.