chipsalliance / verible

Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
https://chipsalliance.github.io/verible/
Other
1.25k stars 195 forks source link

Fix for Windows Builds #2201

Closed sconwayaus closed 2 weeks ago

sconwayaus commented 2 weeks ago

Had a look at this tonight and seems to work for me. Still using the windows 2019 runner just to get things up and running again.

Thanks @corco for the tip.

sconwayaus commented 2 weeks ago

FWIW, I tried the windows 2022 runner with this one liner but wasn't successful.

hzeller commented 2 weeks ago

Cool, thanks!