chipsalliance / yosys-f4pga-plugins

Plugins for Yosys developed as part of the F4PGA project.
https://f4pga.org
Apache License 2.0
82 stars 46 forks source link

systemverilog-plugin: Fix IdString initialization and memory leaks of AstNode objects #474

Closed wsipak closed 1 year ago

wsipak commented 1 year ago

CI run: https://github.com/antmicro/yosys-systemverilog/actions/runs/4563494012 https://github.com/antmicro/yosys-systemverilog/actions/runs/4552911545

These changes are rebased on the top of https://github.com/chipsalliance/yosys-f4pga-plugins/pull/463 as we are aiming to merge these at once.

Co-authored with @mglb.

Changes: