search

chipsalliance / yosys-f4pga-plugins

Plugins for Yosys developed as part of the F4PGA project.
https://f4pga.org
Apache License 2.0
81 stars 46 forks source link

systemverilog-plugin: replace default parameter definition in genscope #487

Closed kamilrakoczy closed 1 year ago

kamilrakoczy commented 1 year ago

Surelog reports both definition of parameter (in vpiParameter) and actual value of paramter (in vpiParamAssign) in vpiGenScope. Previously we were skipping empty definitions of parameters, but we should actually replace this definition with value (if available).

UHDM-integration-test: https://github.com/chipsalliance/UHDM-integration-tests/pull/722 yosys-systemverilog run: https://github.com/antmicro/yosys-systemverilog/actions/runs/4730063145/jobs/8393403356