issues
search
chykon
/
svart
Svart is an embedded (in Dart) domain-specific language for describing binary circuits, generating a strict subset of SystemVerilog and easily interacting with external tools.
MIT No Attribution
2
stars
0
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Bump very_good_analysis from 5.1.0 to 6.0.0
#41
dependabot[bot]
opened
4 months ago
0
Bump actions/checkout from 3 to 4
#40
dependabot[bot]
closed
1 year ago
0
Update `README.md`
#39
chykon
closed
1 year ago
0
Improve `README.md`
#38
chykon
opened
1 year ago
0
Provide a more compact version of `Const`
#37
chykon
opened
1 year ago
0
Add support for unpacked arrays
#36
chykon
opened
1 year ago
0
Add `interface` equivalent
#35
chykon
opened
1 year ago
0
Add `Case` equivalent
#34
chykon
opened
1 year ago
0
Avoid name conflicts
#33
chykon
opened
1 year ago
0
Add signed and unsigned padding (extension)
#32
chykon
opened
1 year ago
0
Add `xor` operation
#31
chykon
opened
1 year ago
0
Add `'0/'1` equivalent for `Const`
#30
chykon
opened
1 year ago
0
Add `bit-select`
#29
chykon
opened
1 year ago
0
Add `mux`
#28
chykon
opened
1 year ago
0
Add `assign` equivalent
#27
chykon
opened
1 year ago
0
Add operations to work with signed values
#26
chykon
opened
1 year ago
0
Use latest version of `iverilog` in `GitHub Actions`
#25
chykon
opened
1 year ago
0
Move example `riscv`
#24
chykon
opened
1 year ago
0
`emit` refactoring
#23
chykon
opened
1 year ago
0
Improve code documentation
#22
chykon
opened
1 year ago
0
Improve examples
#21
chykon
opened
1 year ago
0
Use latest version of `iverilog` in `dev container`
#20
chykon
opened
1 year ago
0
Use `Default Linux Universal` as `Dev Container` image
#19
chykon
opened
1 year ago
1
Viewing wave dump in `Dev Container`
#18
chykon
opened
1 year ago
1
Add draft RISC-V ISA (RV32I) implementation example
#17
chykon
closed
1 year ago
0
Add GitHub Codespaces
#16
chykon
closed
1 year ago
1
Fix code formatting
#15
chykon
closed
1 year ago
0
Mask `iverilog` output
#14
chykon
closed
1 year ago
0
Fix SystemVerilog formatting
#13
chykon
closed
1 year ago
0
Add recommended extensions for VSCode
#12
chykon
closed
1 year ago
0
Fix module I/O generation
#11
chykon
closed
1 year ago
0
Improve exceptions
#10
chykon
opened
1 year ago
0
Update `pubspec.yaml`
#9
chykon
closed
1 year ago
0
Select default example
#8
chykon
closed
1 year ago
0
Add `CODEOWNERS` file
#7
chykon
closed
1 year ago
0
Add GitHub Actions workflow
#6
chykon
closed
1 year ago
0
Fix several bugs related to generation of `part-select` operation
#5
chykon
closed
1 year ago
0
Add an example with the implementation of the processor core of the BSM-1 architecture
#4
chykon
closed
1 year ago
0
Fix additional variable generation for `always_ff`
#3
chykon
closed
1 year ago
0
Fix numbering of generated variables
#2
chykon
closed
1 year ago
0
Move code to main branch
#1
chykon
closed
1 year ago
0