Just like 'endtime', 'begintime' stores the first timestamp
It is assumed that the timestamps in the VCD file are ordered as imposed
by the Verilog standard, so no checks are made to verify the timestamp
at the first position is indeed the smallest timestamp