alveo 资料收集

[cisen]

https://www.xilinx.com/member/alveo-vivado.html https://www.xilinx.com/products/boards-and-kits/alveo/accessories.html https://www.xilinx.com/content/dam/xilinx/support/documentation/boards_and_kits/accelerator-cards/ug1377-alveo-programming-cable-user-guide.pdf https://github.com/Xilinx/XilinxBoardStore https://github.com/Xilinx/XilinxBoardStore/commit/691ebe72af217ed57519e838c48334a94d7e8b89 https://github.com/Xilinx/XilinxBoardStore/commit/3ccc05c75d37da56f3af9393cd71de61ea362ee8 https://github.com/cisen/XilinxBoardStore https://www.xilinx.com/products/intellectual-property/xvc.html#overview https://github.com/cisen/sourcecode-verilog-ethernet-00/blob/7ca925e7ee592322b28a5201a8017048c3dcca5a/example/AU250/fpga_10g/fpga.xdc https://github.com/cisen/corundum https://github.com/cisen/corundum https://github.com/cisen/dma-bench https://github.com/cisen/verilog-pcie https://github.com/cisen/verilog-axi https://github.com/alexforencich/xfcp https://support.xilinx.com/s/article/71757?language=en_US https://support.xilinx.com/s/article/71754?language=en_US