Add Verilog+SystemVerilog and VHDL Support

[thomasrussellmurphy]

Adding two-ish languages (Verilog, SystemVerilog, VHDL) that only supporting single-line comments.

[osterman]

Thanks!