Temp variables named c aren't declared during Verilog translation

[dmlockhart]

The following code does not translate correctly:

  if s.signal: c = concat( a, b, c )

  s.out.value = c