Closed pjaaskel closed 2 years ago
In the RISC-V tutorial we now need to add a dummy Verilog file although we do not want to generate Verilog, which seems unoptimal.
In the RISC-V tutorial we now need to add a dummy Verilog file although we do not want to generate Verilog, which seems unoptimal.