Add .tcl(s) to creating designs for KCU105 in Vivado - Githubissues

cpuex2019-yokyo / core

RISC-V (rv32imf) CPU implemented in System Verilog for cpuex2019 @ UTokyo

13 stars 0 forks source link

Add .tcl(s) to creating designs for KCU105 in Vivado #21

Open lmt-swallow opened 4 years ago