d-m-bailey / cvc

CVC: Circuit Validity Checker. Check for errors in CDL netlist.
GNU General Public License v3.0
21 stars 1 forks source link

CVC: debug command does not correctly process hierarchal power #234

Open d-m-bailey opened 3 years ago

d-m-bailey commented 3 years ago

If the original design contains hierarchal power settings #instance *(cellname) power VDD the power definitions from the file are copied verbatim into the debug power file. The power name will NOT be converted.

Power names should be converted to the inherited power name. This may be accomplished by including the #instance definition in the debug power file instead of the expanded definitions.