Closed sorgelig closed 1 year ago
The FPGA I/O is only available on the pin headers, and there it is 5V tolerant, because of the level shifter.
The FPGA in itself is not 5V tolerant.
May be it's worth to modify readme to All board I/O is 5V tolerant
instead of FPGA
Hi!
in readme you wrote:
If it is true then why board uses level shifter?